suyu/dynarmic
27
1
Fork 1
Code Issues Pull requests Projects Releases Packages Wiki Activity

Commit graph

  • 1810bd6547 emit_arm64_packed: Implement PackedSubU16 Merry 2022-07-26 16:34:34 +0100
  • fb6ac45259 emit_arm64_packed: Implement PackedSubS8 Merry 2022-07-26 16:32:35 +0100
  • 2076495d9e emit_arm64_packed: Implement PackedSubU8 Merry 2022-07-26 16:31:43 +0100
  • 0b53290dd7 emit_arm64_a32: Implement A32GetCpsr Merry 2022-07-26 16:31:24 +0100
  • 8a0359ec52 emit_arm64_a32: Implement barriers Merry 2022-07-26 09:30:35 +0100
  • a7f675864b emit_arm64_packed: Implement all saturated packed operations Merry 2022-07-26 09:18:14 +0100
  • 7aeaa46a0b emit_arm64_packed: Implement PackedAddS16 Merry 2022-07-26 09:07:48 +0100
  • 66858c99b8 emit_arm64_packed: Implement PackedAddU16 Merry 2022-07-26 09:07:38 +0100
  • 179137be5a emit_arm64_saturation: Implement UnsignedSaturation Merry 2022-07-26 09:02:16 +0100
  • 02d3a5a242 emit_arm64_a32: Implement A32OrQFlag Merry 2022-07-26 09:02:02 +0100
  • a50eb6cf34 emit_arm64_packed: Implement PackedAddS8 Merry 2022-07-26 08:08:05 +0100
  • 619adce84f emit_arm64_packed: Implement PackedAddU8 Merry 2022-07-26 08:07:50 +0100
  • 8f1f1c8f0b emit_arm64_packed: Implement {Get,Set}GEFlags Merry 2022-07-26 08:07:16 +0100
  • 2dce8ea5a8 emit_arm64_data_processing: Fix MostSignificantWord Merry 2022-07-25 22:49:44 +0100
  • 9b09acee47 oaknut: Implement arranged accessors from DReg and QReg Merry 2022-07-25 20:58:29 +0100
  • 3d420e34ae emit_arm64_data_processing: Fix LogicalShiftRight32 for immediate shift = 32 Merry 2022-07-24 22:28:15 +0100
  • 78e266a869 test_generator: Increase iterations Merry 2022-07-24 21:09:36 +0100
  • a5f3164c38 backend/arm64/reg_alloc: Handle immediates in DefineAsExisting Merry 2022-07-24 21:01:43 +0100
  • 277f7a76e9 arm64: Stub PushRSB Merry 2022-07-24 21:01:27 +0100
  • ef137dd8b9 emit_arm64_data_processing: Correct ArithmeticShiftRight32 Merry 2022-07-24 20:11:15 +0100
  • 70d9137859 backend/arm64/reg_alloc: Handle immediates in PrepareForCall Merry 2022-07-24 20:11:02 +0100
  • 187f89951d emit_arm64_data_processing: Implement Mul Merry 2022-07-24 19:45:55 +0100
  • bf55920ce9 backend/arm64/reg_alloc: Support multiple locks on a location Merry 2022-07-24 19:41:06 +0100
  • 6bcfaee1f4 emit_arm64_data_processing: Implement LogicalShiftRight32 Merry 2022-07-24 19:01:36 +0100
  • 7840caef6e emit_arm64_data_processing: Fix bug in EmitBitOp Merry 2022-07-24 18:56:50 +0100
  • 02cfbb8b0b backend/arm64/reg_alloc: Generate immediates when required Merry 2022-07-24 18:53:20 +0100
  • bdb41be0c5 emit_arm64_data_processing: Implement ZeroExtend Merry 2022-07-24 18:37:41 +0100
  • 7ed217ff77 emit_arm64_data_processing: Implement SignExtend Merry 2022-07-24 18:37:35 +0100
  • 777d9a1045 emit_arm64_data_processing: Implement ByteReverse Merry 2022-07-24 18:33:07 +0100
  • 156bcecb02 emit_arm64_data_processing: Implement ArithmeticShiftRight32 Merry 2022-07-24 18:16:07 +0100
  • a6e761daa9 emit_arm64_a32: Fix CheckBit Merry 2022-07-24 18:15:39 +0100
  • 95ae21bd41 backend/arm64: Fix Sub Merry 2022-07-24 17:30:57 +0100
  • 46f4063952 backend/arm64: Implement Not Merry 2022-07-24 17:03:25 +0100
  • 6ad7758165 backend/arm64: Implement AndNot Merry 2022-07-24 17:00:16 +0100
  • fcd2bd600e backend/arm64: Implement Or Merry 2022-07-24 16:51:41 +0100
  • 4cff0d9977 backend/arm64: Implement Eor Merry 2022-07-24 16:51:11 +0100
  • 4e3fd70f6e backend/arm64: Implement And64 Merry 2022-07-24 16:42:43 +0100
  • 32e54481e7 github: Test arm64 backend Merry 2022-07-24 16:18:11 +0100
  • 129af4f6b4 backend/arm64: Implement A32SetCpsrNZ Merry 2022-07-24 16:12:53 +0100
  • 7056913b6b backend/arm64: Implement And32 Merry 2022-07-24 16:08:38 +0100
  • f97b520221 backend/arm64: Implement RotateRight32 Merry 2022-07-24 15:56:12 +0100
  • 6885f9a6d8 backend/arm64: Invalidation fixes Merry 2022-07-24 13:49:01 +0100
  • eaf87ec1e4 backend/arm64: Simple implementation of memory read/write Merry 2022-07-24 13:13:03 +0100
  • 77634509b5 arm64/abi: Deduplicate register code Merry 2022-07-24 11:56:25 +0100
  • f3bf27c816 backend/arm64: Implement Devirtualize Merry 2022-07-24 11:50:04 +0100
  • 6239eb5eb6 oaknut: dx Merry 2022-07-24 00:38:42 +0100
  • 9a35946aec oaknut: align Merry 2022-07-24 00:35:52 +0100
  • 2e72d69268 backend/arm64: ABI Merry 2022-07-24 00:14:49 +0100
  • e1ad7ef482 oaknut: Add dw Merry 2022-07-24 00:11:03 +0100
  • f74a5f262f backend/arm64/reg_alloc: RAReg is non-copyable and non-moveable Merry 2022-07-23 19:05:56 +0100
  • 3a3b43b963 backend/arm64: Implement A32ClearExclusive Merry 2022-07-23 19:05:33 +0100
  • 9bdff6a9aa constant_propagation_pass: Shift with non-zero value does not require c flag as input Merry 2022-07-23 18:42:43 +0100
  • 5a864f41c6 backend/arm64/reg_alloc: Implement DefineAsRegister Merry 2022-07-23 17:58:36 +0100
  • 16701ae6d5 backend/arm64/reg_alloc: Use NZCV instead of magic numbers Merry 2022-07-23 17:14:15 +0100
  • ba00b3586c oaknut: Add common system registers Merry 2022-07-23 17:13:15 +0100
  • c2ff75e29c backend/arm64: Implement Sub Merry 2022-07-23 15:44:19 +0100
  • 8ac57bd6ed backend/arm64/reg_alloc: Assert on bad RAReg Merry 2022-07-23 14:56:06 +0100
  • 78bc0812b9 backend/arm64/reg_alloc: More flag handling Merry 2022-07-23 14:55:50 +0100
  • 21601764de backend/arm64: Implement Add Merry 2022-07-23 14:54:43 +0100
  • 679efb9c44 backend/arm64: Implement A32SetCpsrNZCV Merry 2022-07-23 14:54:30 +0100
  • 67df13f886 backend/arm64: Update for new C flag representation Merry 2022-07-23 14:05:29 +0100
  • d69582f548 backend/arm64/reg_alloc: Tidy up HostLocInfo Merry 2022-07-23 11:47:12 +0100
  • 01f28facbd abi: Add Rscratch{0,1} Merry 2022-07-23 11:46:43 +0100
  • 8b41755db0 ir_emitter: Remove unused ResultAndCarryAndOverflow structure Merry 2022-07-23 08:35:22 +0100
  • b6bb94872a backend/arm64: Implement IsZero64 Merry 2022-07-23 00:02:45 +0100
  • 3821c4a16b backend/arm64: Implement MostSignificantWord Merry 2022-07-23 00:02:01 +0100
  • ec3c597591 backend/arm64: Implement LeastSignificantByte Merry 2022-07-23 00:00:59 +0100
  • a33d186fea backend/arm64: Implement LeastSignificantHalf Merry 2022-07-22 23:59:31 +0100
  • 163ed9b185 backend/arm64: Implement LeastSignificantWord Merry 2022-07-22 23:58:30 +0100
  • 7c86b06233 backend/arm64: Implement Pack2x64To1x128 Merry 2022-07-22 23:52:41 +0100
  • 98806139a5 backend/arm64/reg_alloc: Argument HostLoc location Merry 2022-07-22 20:53:41 +0100
  • fe4e864e4c backend/arm64: Implement Pack2x32To1x64 Merry 2022-07-22 20:20:59 +0100
  • ff9b92c791 backend/arm64: Implement NZCVFromPackedFlags Merry 2022-07-22 20:01:43 +0100
  • 7ea97f7629 backend/arm64: Implement GetLowerFromOp Merry 2022-07-22 20:01:23 +0100
  • 92026a456a backend/arm64: Implement GetUpperFromOp Merry 2022-07-22 20:01:13 +0100
  • 8c4ea10a38 backend/arm64: Implement GetNZCVFromOp Merry 2022-07-22 20:00:57 +0100
  • e34749336a backend/arm64: Implement GetGEFromOp Merry 2022-07-22 20:00:24 +0100
  • fbcbc1d90d backend/arm64: Implement GetOverflowFromOp Merry 2022-07-22 20:00:15 +0100
  • fb3b828158 backend/arm64: Implement Identity Merry 2022-07-22 19:59:23 +0100
  • 97ba8a0f14 backend/arm64: Implement Void Merry 2022-07-22 19:55:22 +0100
  • 2a24bb2c1e backend/arm64: Implement Breakpoint Merry 2022-07-22 19:54:57 +0100
  • 3a11467220 backend/arm64: Stub all IR instruction implementations Merry 2022-07-22 19:50:52 +0100
  • 402abf5ea3 backend/arm64: Implement A32GetExtendedRegister Merry 2022-07-22 15:08:52 +0100
  • 84cad9f831 backend/arm64: Implement A32SetCheckBit Merry 2022-07-22 15:04:31 +0100
  • 3e5309bd96 tests: Add test generator Merry 2022-07-22 14:57:39 +0100
  • 52a46d841b backend/arm64: Implement A32BXWritePC Merry 2022-07-22 14:54:28 +0100
  • 67dc7f2e4e backend/arm64: Implement A32UpdateUpperLocationDescriptor Merry 2022-07-21 21:07:53 +0100
  • 00ad84b7ab backend/arm64: Initial implementation of terminals Merry 2022-07-20 21:47:44 +0100
  • 80c89401b9 a32_address_space: Add StackLayout to stack Merry 2022-07-22 14:53:49 +0100
  • 9b2391ec7b backend/arm64/reg_alloc: Implement AssertNoMoreUses Merry 2022-07-20 18:17:11 +0100
  • ecacb6cdc6 tests/rand_int: Expose PRNG Merry 2022-07-19 20:47:26 +0100
  • 8e6467bf45 backend/arm64/reg_alloc: Add flag handling Merry 2022-07-19 17:18:29 +0100
  • 77436bbbbb backend/arm64: Toy implementation of enough to execute LSLS Merry 2022-07-16 20:27:56 +0100
  • 7e046357ff backend/arm64: Initial implementation of register allocator Merry 2022-07-16 20:26:36 +0100
  • 3bf2b0aba9 backend/arm64: Adjust how relocations are stored Merry 2022-07-15 09:59:01 +0100
  • e0f091b6a6 backend/arm64: void* -> CodePtr Merry 2022-07-14 22:07:50 +0100
  • f6e80f1e0e backend/arm64: First dummy code execution Merry 2022-07-14 21:33:55 +0100
  • d877777c50 backend/arm64: Initial framework Merry 2022-07-12 16:15:48 +0100
  • e7b2eb2c7c Add aarch64 CI Merry 2022-07-10 11:14:59 +0100
  • e886bfb7c1 backend/x64: Fix FixupLUT argument order Wunkolo 2022-09-30 14:37:26 -0700