suyu/dynarmic
28
1
Fork 1
Code Issues Pull requests Projects Releases Packages Wiki Activity

Disassemble reg-shifted regs in lower case

Browse source
This commit is contained in:
Tillmann Karras 2016-07-31 19:09:25 +01:00
parent 2488926341
commit fe71cc9d78
1 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
src/frontend/disassembler/disassembler_arm.cpp
View file

@ -54,13 +54,13 @@ public:
std::string RsrStr(Reg s, ShiftType shift, Reg m) { std::string RsrStr(Reg s, ShiftType shift, Reg m) {
switch (shift){ switch (shift){
case ShiftType::LSL: case ShiftType::LSL:
return Common::StringFromFormat("%s, LSL %s", RegToString(m), RegToString(s)); return Common::StringFromFormat("%s, lsl %s", RegToString(m), RegToString(s));
case ShiftType::LSR: case ShiftType::LSR:
return Common::StringFromFormat("%s, LSR %s", RegToString(m), RegToString(s)); return Common::StringFromFormat("%s, lsr %s", RegToString(m), RegToString(s));
case ShiftType::ASR: case ShiftType::ASR:
return Common::StringFromFormat("%s, ASR %s", RegToString(m), RegToString(s)); return Common::StringFromFormat("%s, asr %s", RegToString(m), RegToString(s));
case ShiftType::ROR: case ShiftType::ROR:
return Common::StringFromFormat("%s, ROR %s", RegToString(m), RegToString(s)); return Common::StringFromFormat("%s, ror %s", RegToString(m), RegToString(s));
} }
assert(false); assert(false);
return "<internal error>"; return "<internal error>";