suyu/dynarmic
26
1
Fork 1
Code Issues Pull requests Projects Releases Packages Wiki Activity

simd_two_register_misc: Handle 64-bit case for SCVTF_int_4

Browse source
This commit is contained in:
Lioncash 2018-05-08 11:53:59 -04:00 committed by MerryMage
parent 3f6c529da2
commit f745eb28bf
1 changed files with 1 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/frontend/A64/translate/impl/simd_two_register_misc.cpp
View file

@ -267,15 +267,10 @@ bool TranslatorVisitor::SCVTF_int_4(bool Q, bool sz, Vec Vn, Vec Vd) {
return ReservedValue();
}
if (sz) {
// TODO: Implement
return InterpretThisInstruction();
}
const size_t datasize = Q ? 128 : 64;
const IR::U128 operand = V(datasize, Vn);
const IR::U128 result = ir.FPVectorS32ToSingle(operand);
const IR::U128 result = sz ? ir.FPVectorS64ToDouble(operand) : ir.FPVectorS32ToSingle(operand);
V(datasize, Vd, result);
return true;