TranslateArm/LoadStore: Add default case to switches for arm_LDRD_imm and arm_LDRD_reg (fixes GCC warning)
This commit is contained in:
parent
4d127c19dd
commit
7915f97d98
1 changed files with 6 additions and 2 deletions
|
@ -115,13 +115,15 @@ bool ArmTranslatorVisitor::arm_LDRD_imm(Cond cond, bool P, bool U, bool W, Reg n
|
|||
auto data_a = ir.ReadMemory32(address_a);
|
||||
auto data_b = ir.ReadMemory32(address_b);
|
||||
|
||||
switch(d) {
|
||||
switch (d) {
|
||||
case Reg::PC:
|
||||
data_a = ir.Add(data_a, ir.Imm32(4));
|
||||
break;
|
||||
case Reg::LR:
|
||||
data_b = ir.Add(data_b, ir.Imm32(4));
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
if (d == Reg::PC) {
|
||||
|
@ -153,13 +155,15 @@ bool ArmTranslatorVisitor::arm_LDRD_reg(Cond cond, bool P, bool U, bool W, Reg n
|
|||
auto data_a = ir.ReadMemory32(address_a);
|
||||
auto data_b = ir.ReadMemory32(address_b);
|
||||
|
||||
switch(d) {
|
||||
switch (d) {
|
||||
case Reg::PC:
|
||||
data_a = ir.Add(data_a, ir.Imm32(4));
|
||||
break;
|
||||
case Reg::LR:
|
||||
data_b = ir.Add(data_b, ir.Imm32(4));
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
if (d == Reg::PC) {
|
||||
|
|
Loading…
Reference in a new issue