2018-01-06 22:15:25 +01:00
|
|
|
/* This file is part of the dynarmic project.
|
2018-01-07 01:11:57 +01:00
|
|
|
* Copyright (c) 2018 MerryMage
|
2018-01-06 22:15:25 +01:00
|
|
|
* This software may be used and distributed according to the terms of the GNU
|
|
|
|
* General Public License version 2 or any later version.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <catch.hpp>
|
|
|
|
|
2018-01-13 19:03:34 +01:00
|
|
|
#include "testenv.h"
|
2018-01-06 22:15:25 +01:00
|
|
|
|
2018-01-07 01:11:57 +01:00
|
|
|
TEST_CASE("A64: ADD", "[a64]") {
|
2018-01-06 22:15:25 +01:00
|
|
|
TestEnv env;
|
|
|
|
Dynarmic::A64::Jit jit{Dynarmic::A64::UserConfig{&env}};
|
2018-01-07 01:11:57 +01:00
|
|
|
|
|
|
|
env.code_mem[0] = 0x8b020020; // ADD X0, X1, X2
|
|
|
|
env.code_mem[1] = 0x14000000; // B .
|
|
|
|
|
|
|
|
jit.SetRegister(0, 0);
|
|
|
|
jit.SetRegister(1, 1);
|
|
|
|
jit.SetRegister(2, 2);
|
|
|
|
jit.SetPC(0);
|
|
|
|
|
|
|
|
env.ticks_left = 2;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(0) == 3);
|
|
|
|
REQUIRE(jit.GetRegister(1) == 1);
|
|
|
|
REQUIRE(jit.GetRegister(2) == 2);
|
|
|
|
REQUIRE(jit.GetPC() == 4);
|
|
|
|
}
|
2018-01-07 13:52:12 +01:00
|
|
|
|
2018-01-21 13:17:47 +01:00
|
|
|
TEST_CASE("A64: REV", "[a64]") {
|
|
|
|
TestEnv env;
|
|
|
|
Dynarmic::A64::Jit jit{Dynarmic::A64::UserConfig{&env}};
|
|
|
|
|
|
|
|
env.code_mem[0] = 0xdac00c00; // REV X0, X0
|
|
|
|
env.code_mem[1] = 0x5ac00821; // REV W1, W1
|
|
|
|
env.code_mem[2] = 0x14000000; // B .
|
|
|
|
|
|
|
|
jit.SetRegister(0, 0xaabbccddeeff1100);
|
|
|
|
jit.SetRegister(1, 0xaabbccdd);
|
|
|
|
jit.SetPC(0);
|
|
|
|
|
|
|
|
env.ticks_left = 3;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(0) == 0x11ffeeddccbbaa);
|
|
|
|
REQUIRE(jit.GetRegister(1) == 0xddccbbaa);
|
|
|
|
REQUIRE(jit.GetPC() == 8);
|
|
|
|
}
|
|
|
|
|
|
|
|
TEST_CASE("A64: REV32", "[a64]") {
|
|
|
|
TestEnv env;
|
|
|
|
Dynarmic::A64::Jit jit{Dynarmic::A64::UserConfig{&env}};
|
|
|
|
|
|
|
|
env.code_mem[0] = 0xdac00800; // REV32 X0, X0
|
|
|
|
env.code_mem[1] = 0x14000000; // B .
|
|
|
|
|
|
|
|
jit.SetRegister(0, 0xaabbccddeeff1100);
|
|
|
|
jit.SetPC(0);
|
|
|
|
|
|
|
|
env.ticks_left = 2;
|
|
|
|
jit.Run();
|
|
|
|
REQUIRE(jit.GetRegister(0) == 0xddccbbaa0011ffee);
|
|
|
|
REQUIRE(jit.GetPC() == 4);
|
|
|
|
}
|
|
|
|
|
|
|
|
TEST_CASE("A64: REV16", "[a64]") {
|
|
|
|
TestEnv env;
|
|
|
|
Dynarmic::A64::Jit jit{Dynarmic::A64::UserConfig{&env}};
|
|
|
|
|
|
|
|
env.code_mem[0] = 0xdac00400; // REV16 X0, X0
|
|
|
|
env.code_mem[1] = 0x5ac00421; // REV16 W1, W1
|
|
|
|
env.code_mem[2] = 0x14000000; // B .
|
|
|
|
|
|
|
|
jit.SetRegister(0, 0xaabbccddeeff1100);
|
|
|
|
jit.SetRegister(1, 0xaabbccdd);
|
|
|
|
|
|
|
|
jit.SetPC(0);
|
|
|
|
|
|
|
|
env.ticks_left = 3;
|
|
|
|
jit.Run();
|
|
|
|
REQUIRE(jit.GetRegister(0) == 0xbbaaddccffee0011);
|
|
|
|
REQUIRE(jit.GetRegister(1) == 0xbbaaddcc);
|
|
|
|
REQUIRE(jit.GetPC() == 8);
|
|
|
|
}
|
|
|
|
|
2018-01-07 13:52:12 +01:00
|
|
|
TEST_CASE("A64: AND", "[a64]") {
|
|
|
|
TestEnv env;
|
|
|
|
Dynarmic::A64::Jit jit{Dynarmic::A64::UserConfig{&env}};
|
|
|
|
|
|
|
|
env.code_mem[0] = 0x8a020020; // AND X0, X1, X2
|
|
|
|
env.code_mem[1] = 0x14000000; // B .
|
|
|
|
|
|
|
|
jit.SetRegister(0, 0);
|
|
|
|
jit.SetRegister(1, 1);
|
|
|
|
jit.SetRegister(2, 3);
|
|
|
|
jit.SetPC(0);
|
|
|
|
|
|
|
|
env.ticks_left = 2;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(0) == 1);
|
|
|
|
REQUIRE(jit.GetRegister(1) == 1);
|
|
|
|
REQUIRE(jit.GetRegister(2) == 3);
|
|
|
|
REQUIRE(jit.GetPC() == 4);
|
|
|
|
}
|
|
|
|
|
|
|
|
TEST_CASE("A64: Bitmasks", "[a64]") {
|
|
|
|
TestEnv env;
|
|
|
|
Dynarmic::A64::Jit jit{Dynarmic::A64::UserConfig{&env}};
|
|
|
|
|
|
|
|
env.code_mem[0] = 0x3200c3e0; // ORR W0, WZR, #0x01010101
|
|
|
|
env.code_mem[1] = 0x320c8fe1; // ORR W1, WZR, #0x00F000F0
|
|
|
|
env.code_mem[2] = 0x320003e2; // ORR W2, WZR, #1
|
|
|
|
env.code_mem[3] = 0x14000000; // B .
|
|
|
|
|
|
|
|
jit.SetPC(0);
|
|
|
|
|
|
|
|
env.ticks_left = 4;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(0) == 0x01010101);
|
|
|
|
REQUIRE(jit.GetRegister(1) == 0x00F000F0);
|
|
|
|
REQUIRE(jit.GetRegister(2) == 1);
|
|
|
|
REQUIRE(jit.GetPC() == 12);
|
|
|
|
}
|
2018-01-07 15:46:35 +01:00
|
|
|
|
|
|
|
TEST_CASE("A64: ANDS NZCV", "[a64]") {
|
|
|
|
TestEnv env;
|
|
|
|
Dynarmic::A64::Jit jit{Dynarmic::A64::UserConfig{&env}};
|
|
|
|
|
|
|
|
env.code_mem[0] = 0x6a020020; // ANDS W0, W1, W2
|
|
|
|
env.code_mem[1] = 0x14000000; // B .
|
|
|
|
|
|
|
|
SECTION("N=1, Z=0") {
|
|
|
|
jit.SetRegister(0, 0);
|
|
|
|
jit.SetRegister(1, 0xFFFFFFFF);
|
|
|
|
jit.SetRegister(2, 0xFFFFFFFF);
|
|
|
|
jit.SetPC(0);
|
|
|
|
|
|
|
|
env.ticks_left = 2;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(0) == 0xFFFFFFFF);
|
|
|
|
REQUIRE(jit.GetRegister(1) == 0xFFFFFFFF);
|
|
|
|
REQUIRE(jit.GetRegister(2) == 0xFFFFFFFF);
|
|
|
|
REQUIRE(jit.GetPC() == 4);
|
|
|
|
REQUIRE((jit.GetPstate() & 0xF0000000) == 0x80000000);
|
|
|
|
}
|
|
|
|
|
|
|
|
SECTION("N=0, Z=1") {
|
|
|
|
jit.SetRegister(0, 0);
|
|
|
|
jit.SetRegister(1, 0xFFFFFFFF);
|
|
|
|
jit.SetRegister(2, 0x00000000);
|
|
|
|
jit.SetPC(0);
|
|
|
|
|
|
|
|
env.ticks_left = 2;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(0) == 0x00000000);
|
|
|
|
REQUIRE(jit.GetRegister(1) == 0xFFFFFFFF);
|
|
|
|
REQUIRE(jit.GetRegister(2) == 0x00000000);
|
|
|
|
REQUIRE(jit.GetPC() == 4);
|
|
|
|
REQUIRE((jit.GetPstate() & 0xF0000000) == 0x40000000);
|
|
|
|
}
|
|
|
|
SECTION("N=0, Z=0") {
|
|
|
|
jit.SetRegister(0, 0);
|
|
|
|
jit.SetRegister(1, 0x12345678);
|
|
|
|
jit.SetRegister(2, 0x7324a993);
|
|
|
|
jit.SetPC(0);
|
|
|
|
|
|
|
|
env.ticks_left = 2;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(0) == 0x12240010);
|
|
|
|
REQUIRE(jit.GetRegister(1) == 0x12345678);
|
|
|
|
REQUIRE(jit.GetRegister(2) == 0x7324a993);
|
|
|
|
REQUIRE(jit.GetPC() == 4);
|
|
|
|
REQUIRE((jit.GetPstate() & 0xF0000000) == 0x00000000);
|
|
|
|
}
|
|
|
|
}
|
2018-01-07 17:33:02 +01:00
|
|
|
|
|
|
|
TEST_CASE("A64: CBZ", "[a64]") {
|
|
|
|
TestEnv env;
|
|
|
|
Dynarmic::A64::Jit jit{Dynarmic::A64::UserConfig{&env}};
|
|
|
|
|
|
|
|
env.code_mem[0] = 0x34000060; // CBZ X0, label
|
|
|
|
env.code_mem[1] = 0x320003e2; // MOV X2, 1
|
|
|
|
env.code_mem[2] = 0x14000000; // B.
|
|
|
|
env.code_mem[3] = 0x321f03e2; // label: MOV X2, 2
|
|
|
|
env.code_mem[4] = 0x14000000; // B .
|
|
|
|
|
|
|
|
SECTION("no branch") {
|
|
|
|
jit.SetPC(0);
|
|
|
|
jit.SetRegister(0, 1);
|
|
|
|
|
|
|
|
env.ticks_left = 4;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(2) == 1);
|
|
|
|
REQUIRE(jit.GetPC() == 8);
|
|
|
|
}
|
|
|
|
|
|
|
|
SECTION("branch") {
|
|
|
|
jit.SetPC(0);
|
|
|
|
jit.SetRegister(0, 0);
|
|
|
|
|
|
|
|
env.ticks_left = 4;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(2) == 2);
|
|
|
|
REQUIRE(jit.GetPC() == 16);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
TEST_CASE("A64: TBZ", "[a64]") {
|
|
|
|
TestEnv env;
|
|
|
|
Dynarmic::A64::Jit jit{Dynarmic::A64::UserConfig{&env}};
|
|
|
|
|
|
|
|
env.code_mem[0] = 0x36180060; // TBZ X0, 3, label
|
|
|
|
env.code_mem[1] = 0x320003e2; // MOV X2, 1
|
|
|
|
env.code_mem[2] = 0x14000000; // B .
|
|
|
|
env.code_mem[3] = 0x321f03e2; // label: MOV X2, 2
|
|
|
|
env.code_mem[4] = 0x14000000; // B .
|
|
|
|
|
|
|
|
SECTION("no branch") {
|
|
|
|
jit.SetPC(0);
|
|
|
|
jit.SetRegister(0, 0xFF);
|
|
|
|
|
|
|
|
env.ticks_left = 4;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(2) == 1);
|
|
|
|
REQUIRE(jit.GetPC() == 8);
|
|
|
|
}
|
|
|
|
|
|
|
|
SECTION("branch with zero") {
|
|
|
|
jit.SetPC(0);
|
|
|
|
jit.SetRegister(0, 0);
|
|
|
|
|
|
|
|
env.ticks_left = 4;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(2) == 2);
|
|
|
|
REQUIRE(jit.GetPC() == 16);
|
|
|
|
}
|
|
|
|
|
|
|
|
SECTION("branch with non-zero") {
|
|
|
|
jit.SetPC(0);
|
|
|
|
jit.SetRegister(0, 1);
|
|
|
|
|
|
|
|
env.ticks_left = 4;
|
|
|
|
jit.Run();
|
|
|
|
|
|
|
|
REQUIRE(jit.GetRegister(2) == 2);
|
|
|
|
REQUIRE(jit.GetPC() == 16);
|
|
|
|
}
|
|
|
|
}
|