yuzu-emu/breakpad
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

[dump_syms][riscv] Update unittest.

Browse source 
Change 4505156 changed the RISCV register names, this change adjusts
the unittest to match the new names.

Bug: 1432426
Change-Id: I0887d8fc11eec63ab6953ea1a136873591e49286
Reviewed-on: https://chromium-review.googlesource.com/c/breakpad/breakpad/+/4507066
Reviewed-by: Joshua Peraza <jperaza@chromium.org>
This commit is contained in:
Mark Brand 2023-05-08 10:35:58 +02:00 committed by Joshua Peraza
parent 5b101544ca
commit f4a3b346f3
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/common/dwarf_cfi_to_module_unittest.cc
View file

@ -311,8 +311,8 @@ TEST(RegisterNames, X86_64) {
TEST(RegisterNames, RISCV) { TEST(RegisterNames, RISCV) {
vector<string> names = DwarfCFIToModule::RegisterNames::RISCV(); vector<string> names = DwarfCFIToModule::RegisterNames::RISCV();
EXPECT_EQ("x0", names[0]); EXPECT_EQ("pc", names[0]);
EXPECT_EQ("x31", names[31]); EXPECT_EQ("t6", names[31]);
EXPECT_EQ("f0", names[32]); EXPECT_EQ("f0", names[32]);
EXPECT_EQ("f31", names[63]); EXPECT_EQ("f31", names[63]);
EXPECT_EQ("v0", names[96]); EXPECT_EQ("v0", names[96]);