emit_arm64_vector_floating_point: Simplify FPVectorAbs16
This commit is contained in:
parent
cf704a460d
commit
73eecfbaef
1 changed files with 3 additions and 9 deletions
|
@ -294,17 +294,11 @@ static void EmitTwoOpFallback(oaknut::CodeGenerator& code, EmitContext& ctx, IR:
|
||||||
|
|
||||||
template<>
|
template<>
|
||||||
void EmitIR<IR::Opcode::FPVectorAbs16>(oaknut::CodeGenerator& code, EmitContext& ctx, IR::Inst* inst) {
|
void EmitIR<IR::Opcode::FPVectorAbs16>(oaknut::CodeGenerator& code, EmitContext& ctx, IR::Inst* inst) {
|
||||||
constexpr u16 non_sign_mask = FP::FPInfo<u16>::sign_mask - u16{1u};
|
|
||||||
constexpr u64 non_sign_mask64 = mcl::bit::replicate_element<16, u64>(non_sign_mask);
|
|
||||||
|
|
||||||
auto args = ctx.reg_alloc.GetArgumentInfo(inst);
|
auto args = ctx.reg_alloc.GetArgumentInfo(inst);
|
||||||
auto Qoperand = ctx.reg_alloc.ReadQ(args[0]);
|
auto Qresult = ctx.reg_alloc.ReadWriteQ(args[0], inst);
|
||||||
auto Qresult = ctx.reg_alloc.WriteQ(inst);
|
RegAlloc::Realize(Qresult);
|
||||||
RegAlloc::Realize(Qoperand, Qresult);
|
|
||||||
|
|
||||||
code.MOV(Xscratch0, non_sign_mask64);
|
code.BIC(Qresult->H8(), 0b10000000, LSL, 8);
|
||||||
code.DUP(Qresult->D2(), Xscratch0);
|
|
||||||
code.AND(Qresult->B16(), Qoperand->B16(), Qresult->B16());
|
|
||||||
}
|
}
|
||||||
|
|
||||||
template<>
|
template<>
|
||||||
|
|
Loading…
Reference in a new issue