thumb32: Implement SHSAX/UHSAX
This commit is contained in:
parent
f0a219fcd0
commit
51b7c32d02
4 changed files with 34 additions and 2 deletions
|
@ -249,7 +249,7 @@ std::optional<std::reference_wrapper<const Thumb32Matcher<V>>> DecodeThumb32(u32
|
||||||
INST(&V::thumb32_QSUB8, "QSUB8", "111110101100nnnn1111dddd0001mmmm"),
|
INST(&V::thumb32_QSUB8, "QSUB8", "111110101100nnnn1111dddd0001mmmm"),
|
||||||
INST(&V::thumb32_SHADD16, "SHADD16", "111110101001nnnn1111dddd0010mmmm"),
|
INST(&V::thumb32_SHADD16, "SHADD16", "111110101001nnnn1111dddd0010mmmm"),
|
||||||
INST(&V::thumb32_SHASX, "SHASX", "111110101010nnnn1111dddd0010mmmm"),
|
INST(&V::thumb32_SHASX, "SHASX", "111110101010nnnn1111dddd0010mmmm"),
|
||||||
//INST(&V::thumb32_SHSAX, "SHSAX", "111110101110----1111----0010----"),
|
INST(&V::thumb32_SHSAX, "SHSAX", "111110101110nnnn1111dddd0010mmmm"),
|
||||||
//INST(&V::thumb32_SHSUB16, "SHSUB16", "111110101101----1111----0010----"),
|
//INST(&V::thumb32_SHSUB16, "SHSUB16", "111110101101----1111----0010----"),
|
||||||
//INST(&V::thumb32_SHADD8, "SHADD8", "111110101000----1111----0010----"),
|
//INST(&V::thumb32_SHADD8, "SHADD8", "111110101000----1111----0010----"),
|
||||||
//INST(&V::thumb32_SHSUB8, "SHSUB8", "111110101100----1111----0010----"),
|
//INST(&V::thumb32_SHSUB8, "SHSUB8", "111110101100----1111----0010----"),
|
||||||
|
@ -269,7 +269,7 @@ std::optional<std::reference_wrapper<const Thumb32Matcher<V>>> DecodeThumb32(u32
|
||||||
INST(&V::thumb32_UQSUB8, "UQSUB8", "111110101100nnnn1111dddd0101mmmm"),
|
INST(&V::thumb32_UQSUB8, "UQSUB8", "111110101100nnnn1111dddd0101mmmm"),
|
||||||
INST(&V::thumb32_UHADD16, "UHADD16", "111110101001nnnn1111dddd0110mmmm"),
|
INST(&V::thumb32_UHADD16, "UHADD16", "111110101001nnnn1111dddd0110mmmm"),
|
||||||
INST(&V::thumb32_UHASX, "UHASX", "111110101010nnnn1111dddd0110mmmm"),
|
INST(&V::thumb32_UHASX, "UHASX", "111110101010nnnn1111dddd0110mmmm"),
|
||||||
//INST(&V::thumb32_UHSAX, "UHSAX", "111110101110----1111----0110----"),
|
INST(&V::thumb32_UHSAX, "UHSAX", "111110101110nnnn1111dddd0110mmmm"),
|
||||||
//INST(&V::thumb32_UHSUB16, "UHSUB16", "111110101101----1111----0110----"),
|
//INST(&V::thumb32_UHSUB16, "UHSUB16", "111110101101----1111----0110----"),
|
||||||
//INST(&V::thumb32_UHADD8, "UHADD8", "111110101000----1111----0110----"),
|
//INST(&V::thumb32_UHADD8, "UHADD8", "111110101000----1111----0110----"),
|
||||||
//INST(&V::thumb32_UHSUB8, "UHSUB8", "111110101100----1111----0110----"),
|
//INST(&V::thumb32_UHSUB8, "UHSUB8", "111110101100----1111----0110----"),
|
||||||
|
|
|
@ -388,6 +388,19 @@ bool ThumbTranslatorVisitor::thumb32_SHASX(Reg n, Reg d, Reg m) {
|
||||||
return true;
|
return true;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
bool ThumbTranslatorVisitor::thumb32_SHSAX(Reg n, Reg d, Reg m) {
|
||||||
|
if (d == Reg::PC || n == Reg::PC || m == Reg::PC) {
|
||||||
|
return UnpredictableInstruction();
|
||||||
|
}
|
||||||
|
|
||||||
|
const auto reg_m = ir.GetRegister(m);
|
||||||
|
const auto reg_n = ir.GetRegister(n);
|
||||||
|
const auto result = ir.PackedHalvingSubAddS16(reg_n, reg_m);
|
||||||
|
|
||||||
|
ir.SetRegister(d, result);
|
||||||
|
return true;
|
||||||
|
}
|
||||||
|
|
||||||
bool ThumbTranslatorVisitor::thumb32_UHADD16(Reg n, Reg d, Reg m) {
|
bool ThumbTranslatorVisitor::thumb32_UHADD16(Reg n, Reg d, Reg m) {
|
||||||
if (d == Reg::PC || n == Reg::PC || m == Reg::PC) {
|
if (d == Reg::PC || n == Reg::PC || m == Reg::PC) {
|
||||||
return UnpredictableInstruction();
|
return UnpredictableInstruction();
|
||||||
|
@ -414,4 +427,17 @@ bool ThumbTranslatorVisitor::thumb32_UHASX(Reg n, Reg d, Reg m) {
|
||||||
return true;
|
return true;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
bool ThumbTranslatorVisitor::thumb32_UHSAX(Reg n, Reg d, Reg m) {
|
||||||
|
if (d == Reg::PC || n == Reg::PC || m == Reg::PC) {
|
||||||
|
return UnpredictableInstruction();
|
||||||
|
}
|
||||||
|
|
||||||
|
const auto reg_m = ir.GetRegister(m);
|
||||||
|
const auto reg_n = ir.GetRegister(n);
|
||||||
|
const auto result = ir.PackedHalvingSubAddU16(reg_n, reg_m);
|
||||||
|
|
||||||
|
ir.SetRegister(d, result);
|
||||||
|
return true;
|
||||||
|
}
|
||||||
|
|
||||||
} // namespace Dynarmic::A32
|
} // namespace Dynarmic::A32
|
||||||
|
|
|
@ -157,8 +157,10 @@ struct ThumbTranslatorVisitor final {
|
||||||
|
|
||||||
bool thumb32_SHADD16(Reg n, Reg d, Reg m);
|
bool thumb32_SHADD16(Reg n, Reg d, Reg m);
|
||||||
bool thumb32_SHASX(Reg n, Reg d, Reg m);
|
bool thumb32_SHASX(Reg n, Reg d, Reg m);
|
||||||
|
bool thumb32_SHSAX(Reg n, Reg d, Reg m);
|
||||||
bool thumb32_UHADD16(Reg n, Reg d, Reg m);
|
bool thumb32_UHADD16(Reg n, Reg d, Reg m);
|
||||||
bool thumb32_UHASX(Reg n, Reg d, Reg m);
|
bool thumb32_UHASX(Reg n, Reg d, Reg m);
|
||||||
|
bool thumb32_UHSAX(Reg n, Reg d, Reg m);
|
||||||
};
|
};
|
||||||
|
|
||||||
} // namespace Dynarmic::A32
|
} // namespace Dynarmic::A32
|
||||||
|
|
|
@ -436,6 +436,8 @@ TEST_CASE("Fuzz Thumb32 instructions set", "[JitX64][Thumb][Thumb32]") {
|
||||||
three_reg_not_r15),
|
three_reg_not_r15),
|
||||||
ThumbInstGen("111110101010nnnn1111dddd0010mmmm", // SHASX
|
ThumbInstGen("111110101010nnnn1111dddd0010mmmm", // SHASX
|
||||||
three_reg_not_r15),
|
three_reg_not_r15),
|
||||||
|
ThumbInstGen("111110101110nnnn1111dddd0010mmmm", // SHSAX
|
||||||
|
three_reg_not_r15),
|
||||||
ThumbInstGen("111110101110nnnn1111dddd0000mmmm", // SSAX
|
ThumbInstGen("111110101110nnnn1111dddd0000mmmm", // SSAX
|
||||||
three_reg_not_r15),
|
three_reg_not_r15),
|
||||||
ThumbInstGen("111110101100nnnn1111dddd0000mmmm", // SSUB8
|
ThumbInstGen("111110101100nnnn1111dddd0000mmmm", // SSUB8
|
||||||
|
@ -452,6 +454,8 @@ TEST_CASE("Fuzz Thumb32 instructions set", "[JitX64][Thumb][Thumb32]") {
|
||||||
three_reg_not_r15),
|
three_reg_not_r15),
|
||||||
ThumbInstGen("111110101010nnnn1111dddd0110mmmm", // UHASX
|
ThumbInstGen("111110101010nnnn1111dddd0110mmmm", // UHASX
|
||||||
three_reg_not_r15),
|
three_reg_not_r15),
|
||||||
|
ThumbInstGen("111110101110nnnn1111dddd0110mmmm", // UHSAX
|
||||||
|
three_reg_not_r15),
|
||||||
ThumbInstGen("111110101000nnnn1111dddd0101mmmm", // UQADD8
|
ThumbInstGen("111110101000nnnn1111dddd0101mmmm", // UQADD8
|
||||||
three_reg_not_r15),
|
three_reg_not_r15),
|
||||||
ThumbInstGen("111110101001nnnn1111dddd0101mmmm", // UQADD16
|
ThumbInstGen("111110101001nnnn1111dddd0101mmmm", // UQADD16
|
||||||
|
|
Loading…
Reference in a new issue