suyu/dynarmic
26
1
Fork 1
Code Issues Pull requests Projects Releases Packages Wiki Activity

backend/arm64/abi: Reserve registers for pagetable and fastmem arena

Browse source
This commit is contained in:
Merry 2022-12-07 00:41:35 +00:00
parent d6b58b268b
commit 4fdc42182b
1 changed files with 3 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/dynarmic/backend/arm64/abi.h
View file

@ -15,6 +15,8 @@ namespace Dynarmic::Backend::Arm64 {
constexpr oaknut::XReg Xstate{28}; constexpr oaknut::XReg Xstate{28};
constexpr oaknut::XReg Xhalt{27}; constexpr oaknut::XReg Xhalt{27};
constexpr oaknut::XReg Xticks{26}; constexpr oaknut::XReg Xticks{26};
constexpr oaknut::XReg Xfastmem{25};
constexpr oaknut::XReg Xpagetable{24};
constexpr oaknut::XReg Xscratch0{16}, Xscratch1{17}; constexpr oaknut::XReg Xscratch0{16}, Xscratch1{17};
constexpr oaknut::WReg Wscratch0{16}, Wscratch1{17}; constexpr oaknut::WReg Wscratch0{16}, Wscratch1{17};
@ -41,7 +43,7 @@ constexpr auto Rscratch1() {
} }
} }
constexpr std::initializer_list<int> GPR_ORDER{19, 20, 21, 22, 23, 24, 25, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8}; constexpr std::initializer_list<int> GPR_ORDER{19, 20, 21, 22, 23, 9, 10, 11, 12, 13, 14, 15, 0, 1, 2, 3, 4, 5, 6, 7, 8};
constexpr std::initializer_list<int> FPR_ORDER{8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31}; constexpr std::initializer_list<int> FPR_ORDER{8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31};
using RegisterList = u64; using RegisterList = u64;