suyu/dynarmic
26
1
Fork 1
Code Issues Pull requests Projects Releases Packages Wiki Activity

microinstruction: bug: Add missing opcodes

Browse source
This commit is contained in:
MerryMage 2018-01-23 17:45:14 +00:00
parent bb1c5bd3b2
commit 394bd57bb6
1 changed files with 6 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/frontend/ir/microinstruction.cpp
View file

@ -113,6 +113,8 @@ bool Inst::ReadsFromCPSR() const {
case Opcode::A32GetCFlag:
case Opcode::A32GetVFlag:
case Opcode::A32GetGEFlags:
case Opcode::ConditionalSelect32:
case Opcode::ConditionalSelect64:
return true;
default:
@ -147,6 +149,8 @@ bool Inst::ReadsFromCoreRegister() const {
case Opcode::A32GetExtendedRegister64:
case Opcode::A64GetW:
case Opcode::A64GetX:
case Opcode::A64GetD:
case Opcode::A64GetQ:
case Opcode::A64GetSP:
return true;
@ -163,6 +167,8 @@ bool Inst::WritesToCoreRegister() const {
case Opcode::A32BXWritePC:
case Opcode::A64SetW:
case Opcode::A64SetX:
case Opcode::A64SetD:
case Opcode::A64SetQ:
case Opcode::A64SetSP:
case Opcode::A64SetPC:
return true;