2018-02-20 21:09:23 +01:00
|
|
|
using ChocolArm64.Instruction;
|
|
|
|
|
|
|
|
namespace ChocolArm64.Decoder
|
|
|
|
{
|
|
|
|
class AOpCodeSimdRegElem : AOpCodeSimdReg
|
|
|
|
{
|
|
|
|
public int Index { get; private set; }
|
|
|
|
|
|
|
|
public AOpCodeSimdRegElem(AInst Inst, long Position, int OpCode) : base(Inst, Position, OpCode)
|
|
|
|
{
|
2018-03-05 20:18:37 +01:00
|
|
|
switch (Size)
|
2018-02-20 21:09:23 +01:00
|
|
|
{
|
2018-03-05 20:18:37 +01:00
|
|
|
case 1:
|
|
|
|
Index = (OpCode >> 21) & 1 |
|
|
|
|
(OpCode >> 10) & 2 |
|
|
|
|
(OpCode >> 18) & 4;
|
|
|
|
|
|
|
|
Rm &= 0xf;
|
|
|
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 2:
|
|
|
|
Index = (OpCode >> 21) & 1 |
|
|
|
|
(OpCode >> 10) & 2;
|
|
|
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
default: Emitter = AInstEmit.Und; return;
|
2018-02-20 21:09:23 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|