mctaylors/suyu
1
0
Fork 0
forked from suyu/suyu
Code Pull requests Activity

Removed saturate assert

Browse source 
Unneeded as we already implement it
This commit is contained in:
David Marcec 2018-09-01 19:33:32 +10:00
parent 6f8ed9508d
commit 60754b4728
2 changed files with 0 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/video_core/engines/shader_bytecode.h
View file

@ -337,7 +337,6 @@ union Instruction {
BitField<44, 2, u64> tab5c68_0; BitField<44, 2, u64> tab5c68_0;
BitField<47, 1, u64> cc; BitField<47, 1, u64> cc;
BitField<48, 1, u64> negate_b; BitField<48, 1, u64> negate_b;
BitField<50, 1, u64> saturate;
} fmul; } fmul;
union { union {

1
src/video_core/renderer_opengl/gl_shader_decompiler.cpp
View file

@ -1046,7 +1046,6 @@ private:
instr.fmul.tab5c68_0 instr.fmul.tab5c68_0
.Value()); // SMO typical sends 1 here which seems to be the default .Value()); // SMO typical sends 1 here which seems to be the default
ASSERT_MSG(instr.fmul.cc == 0, "FMUL cc is not implemented"); ASSERT_MSG(instr.fmul.cc == 0, "FMUL cc is not implemented");
ASSERT_MSG(instr.fmul.saturate == 0, "FMUL saturate is not implemented");
op_b = GetOperandAbsNeg(op_b, false, instr.fmul.negate_b); op_b = GetOperandAbsNeg(op_b, false, instr.fmul.negate_b);
regs.SetRegisterToFloat(instr.gpr0, 0, op_a + " * " + op_b, 1, 1, regs.SetRegisterToFloat(instr.gpr0, 0, op_a + " * " + op_b, 1, 1,