99ceb03a1c
This formats all copyright comments according to SPDX formatting guidelines. Additionally, this resolves the remaining GPLv2 only licensed files by relicensing them to GPLv2.0-or-later.
139 lines
5.2 KiB
C++
139 lines
5.2 KiB
C++
// SPDX-FileCopyrightText: Copyright 2021 yuzu Emulator Project
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
#include "shader_recompiler/frontend/ir/value.h"
|
|
#include "shader_recompiler/ir_opt/passes.h"
|
|
|
|
namespace Shader::Optimization {
|
|
namespace {
|
|
IR::Opcode Replace(IR::Opcode op) {
|
|
switch (op) {
|
|
case IR::Opcode::FPAbs16:
|
|
return IR::Opcode::FPAbs32;
|
|
case IR::Opcode::FPAdd16:
|
|
return IR::Opcode::FPAdd32;
|
|
case IR::Opcode::FPCeil16:
|
|
return IR::Opcode::FPCeil32;
|
|
case IR::Opcode::FPFloor16:
|
|
return IR::Opcode::FPFloor32;
|
|
case IR::Opcode::FPFma16:
|
|
return IR::Opcode::FPFma32;
|
|
case IR::Opcode::FPMul16:
|
|
return IR::Opcode::FPMul32;
|
|
case IR::Opcode::FPNeg16:
|
|
return IR::Opcode::FPNeg32;
|
|
case IR::Opcode::FPRoundEven16:
|
|
return IR::Opcode::FPRoundEven32;
|
|
case IR::Opcode::FPSaturate16:
|
|
return IR::Opcode::FPSaturate32;
|
|
case IR::Opcode::FPClamp16:
|
|
return IR::Opcode::FPClamp32;
|
|
case IR::Opcode::FPTrunc16:
|
|
return IR::Opcode::FPTrunc32;
|
|
case IR::Opcode::CompositeConstructF16x2:
|
|
return IR::Opcode::CompositeConstructF32x2;
|
|
case IR::Opcode::CompositeConstructF16x3:
|
|
return IR::Opcode::CompositeConstructF32x3;
|
|
case IR::Opcode::CompositeConstructF16x4:
|
|
return IR::Opcode::CompositeConstructF32x4;
|
|
case IR::Opcode::CompositeExtractF16x2:
|
|
return IR::Opcode::CompositeExtractF32x2;
|
|
case IR::Opcode::CompositeExtractF16x3:
|
|
return IR::Opcode::CompositeExtractF32x3;
|
|
case IR::Opcode::CompositeExtractF16x4:
|
|
return IR::Opcode::CompositeExtractF32x4;
|
|
case IR::Opcode::CompositeInsertF16x2:
|
|
return IR::Opcode::CompositeInsertF32x2;
|
|
case IR::Opcode::CompositeInsertF16x3:
|
|
return IR::Opcode::CompositeInsertF32x3;
|
|
case IR::Opcode::CompositeInsertF16x4:
|
|
return IR::Opcode::CompositeInsertF32x4;
|
|
case IR::Opcode::FPOrdEqual16:
|
|
return IR::Opcode::FPOrdEqual32;
|
|
case IR::Opcode::FPUnordEqual16:
|
|
return IR::Opcode::FPUnordEqual32;
|
|
case IR::Opcode::FPOrdNotEqual16:
|
|
return IR::Opcode::FPOrdNotEqual32;
|
|
case IR::Opcode::FPUnordNotEqual16:
|
|
return IR::Opcode::FPUnordNotEqual32;
|
|
case IR::Opcode::FPOrdLessThan16:
|
|
return IR::Opcode::FPOrdLessThan32;
|
|
case IR::Opcode::FPUnordLessThan16:
|
|
return IR::Opcode::FPUnordLessThan32;
|
|
case IR::Opcode::FPOrdGreaterThan16:
|
|
return IR::Opcode::FPOrdGreaterThan32;
|
|
case IR::Opcode::FPUnordGreaterThan16:
|
|
return IR::Opcode::FPUnordGreaterThan32;
|
|
case IR::Opcode::FPOrdLessThanEqual16:
|
|
return IR::Opcode::FPOrdLessThanEqual32;
|
|
case IR::Opcode::FPUnordLessThanEqual16:
|
|
return IR::Opcode::FPUnordLessThanEqual32;
|
|
case IR::Opcode::FPOrdGreaterThanEqual16:
|
|
return IR::Opcode::FPOrdGreaterThanEqual32;
|
|
case IR::Opcode::FPUnordGreaterThanEqual16:
|
|
return IR::Opcode::FPUnordGreaterThanEqual32;
|
|
case IR::Opcode::FPIsNan16:
|
|
return IR::Opcode::FPIsNan32;
|
|
case IR::Opcode::ConvertS16F16:
|
|
return IR::Opcode::ConvertS16F32;
|
|
case IR::Opcode::ConvertS32F16:
|
|
return IR::Opcode::ConvertS32F32;
|
|
case IR::Opcode::ConvertS64F16:
|
|
return IR::Opcode::ConvertS64F32;
|
|
case IR::Opcode::ConvertU16F16:
|
|
return IR::Opcode::ConvertU16F32;
|
|
case IR::Opcode::ConvertU32F16:
|
|
return IR::Opcode::ConvertU32F32;
|
|
case IR::Opcode::ConvertU64F16:
|
|
return IR::Opcode::ConvertU64F32;
|
|
case IR::Opcode::PackFloat2x16:
|
|
return IR::Opcode::PackHalf2x16;
|
|
case IR::Opcode::UnpackFloat2x16:
|
|
return IR::Opcode::UnpackHalf2x16;
|
|
case IR::Opcode::ConvertF32F16:
|
|
return IR::Opcode::Identity;
|
|
case IR::Opcode::ConvertF16F32:
|
|
return IR::Opcode::Identity;
|
|
case IR::Opcode::ConvertF16S8:
|
|
return IR::Opcode::ConvertF32S8;
|
|
case IR::Opcode::ConvertF16S16:
|
|
return IR::Opcode::ConvertF32S16;
|
|
case IR::Opcode::ConvertF16S32:
|
|
return IR::Opcode::ConvertF32S32;
|
|
case IR::Opcode::ConvertF16S64:
|
|
return IR::Opcode::ConvertF32S64;
|
|
case IR::Opcode::ConvertF16U8:
|
|
return IR::Opcode::ConvertF32U8;
|
|
case IR::Opcode::ConvertF16U16:
|
|
return IR::Opcode::ConvertF32U16;
|
|
case IR::Opcode::ConvertF16U32:
|
|
return IR::Opcode::ConvertF32U32;
|
|
case IR::Opcode::ConvertF16U64:
|
|
return IR::Opcode::ConvertF32U64;
|
|
case IR::Opcode::GlobalAtomicAddF16x2:
|
|
return IR::Opcode::GlobalAtomicAddF32x2;
|
|
case IR::Opcode::StorageAtomicAddF16x2:
|
|
return IR::Opcode::StorageAtomicAddF32x2;
|
|
case IR::Opcode::GlobalAtomicMinF16x2:
|
|
return IR::Opcode::GlobalAtomicMinF32x2;
|
|
case IR::Opcode::StorageAtomicMinF16x2:
|
|
return IR::Opcode::StorageAtomicMinF32x2;
|
|
case IR::Opcode::GlobalAtomicMaxF16x2:
|
|
return IR::Opcode::GlobalAtomicMaxF32x2;
|
|
case IR::Opcode::StorageAtomicMaxF16x2:
|
|
return IR::Opcode::StorageAtomicMaxF32x2;
|
|
default:
|
|
return op;
|
|
}
|
|
}
|
|
} // Anonymous namespace
|
|
|
|
void LowerFp16ToFp32(IR::Program& program) {
|
|
for (IR::Block* const block : program.blocks) {
|
|
for (IR::Inst& inst : block->Instructions()) {
|
|
inst.ReplaceOpcode(Replace(inst.GetOpcode()));
|
|
}
|
|
}
|
|
}
|
|
|
|
} // namespace Shader::Optimization
|