eitan.c/suyu
1
0
Fork 0
forked from suyu/suyu
Code Pull requests Activity

armemu: Fix SSUB16

Browse source 
Broken from the same reason SADD16 was.

The lo part of the result should only be constructed from the lo halfwords of rm and rn.
The hi part of the result should only be constructed from the hi halfwords of rm and rn.
This commit is contained in:
Lioncash 2014-12-17 15:34:58 -05:00
parent e6f440ea7f
commit 58dc554733
1 changed files with 8 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

16
src/core/arm/interpreter/armemu.cpp
View file

@ -5801,14 +5801,14 @@ L_stm_s_takeabort:
break; break;
case 0x61: case 0x61:
if ((instr & 0xFF0) == 0xf70) { //ssub16 if ((instr & 0xFF0) == 0xf70) { //ssub16
u8 tar = BITS(12, 15); const u8 rd_idx = BITS(12, 15);
u8 src1 = BITS(16, 19); const u8 rm_idx = BITS(0, 3);
u8 src2 = BITS(0, 3); const u8 rn_idx = BITS(16, 19);
s16 a1 = (state->Reg[src1] & 0xFFFF); const s16 rn_lo = (state->Reg[rn_idx] & 0xFFFF);
s16 a2 = ((state->Reg[src1] >> 0x10) & 0xFFFF); const s16 rn_hi = ((state->Reg[rn_idx] >> 16) & 0xFFFF);
s16 b1 = (state->Reg[src2] & 0xFFFF); const s16 rm_lo = (state->Reg[rm_idx] & 0xFFFF);
s16 b2 = ((state->Reg[src2] >> 0x10) & 0xFFFF); const s16 rm_hi = ((state->Reg[rm_idx] >> 16) & 0xFFFF);
state->Reg[tar] = ((a1 - a2) & 0xFFFF) | (((b1 - b2) & 0xFFFF) << 0x10); state->Reg[rd_idx] = ((rn_lo - rm_lo) & 0xFFFF) | (((rn_hi - rm_hi) & 0xFFFF) << 16);
return 1; return 1;
} else if ((instr & 0xFF0) == 0xf10) { //sadd16 } else if ((instr & 0xFF0) == 0xf10) { //sadd16
const u8 rd_idx = BITS(12, 15); const u8 rd_idx = BITS(12, 15);