2018-12-20 23:09:21 +01:00
|
|
|
// Copyright 2018 yuzu Emulator Project
|
|
|
|
// Licensed under GPLv2 or any later version
|
|
|
|
// Refer to the license.txt file included.
|
|
|
|
|
|
|
|
#include "common/assert.h"
|
|
|
|
#include "common/common_types.h"
|
|
|
|
#include "video_core/engines/shader_bytecode.h"
|
|
|
|
#include "video_core/shader/shader_ir.h"
|
|
|
|
|
|
|
|
namespace VideoCommon::Shader {
|
|
|
|
|
2018-12-21 04:05:42 +01:00
|
|
|
using Tegra::Shader::Attribute;
|
2018-12-20 23:09:21 +01:00
|
|
|
using Tegra::Shader::Instruction;
|
|
|
|
using Tegra::Shader::OpCode;
|
2018-12-21 04:05:42 +01:00
|
|
|
using Tegra::Shader::Register;
|
2018-12-20 23:09:21 +01:00
|
|
|
|
|
|
|
u32 ShaderIR::DecodeMemory(BasicBlock& bb, u32 pc) {
|
|
|
|
const Instruction instr = {program_code[pc]};
|
|
|
|
const auto opcode = OpCode::Decode(instr);
|
|
|
|
|
2018-12-21 04:05:42 +01:00
|
|
|
switch (opcode->get().GetId()) {
|
|
|
|
case OpCode::Id::LD_A: {
|
|
|
|
// Note: Shouldn't this be interp mode flat? As in no interpolation made.
|
|
|
|
UNIMPLEMENTED_IF_MSG(instr.gpr8.Value() != Register::ZeroIndex,
|
|
|
|
"Indirect attribute loads are not supported");
|
|
|
|
UNIMPLEMENTED_IF_MSG((instr.attribute.fmt20.immediate.Value() % sizeof(u32)) != 0,
|
|
|
|
"Unaligned attribute loads are not supported");
|
|
|
|
|
|
|
|
Tegra::Shader::IpaMode input_mode{Tegra::Shader::IpaInterpMode::Perspective,
|
|
|
|
Tegra::Shader::IpaSampleMode::Default};
|
|
|
|
|
|
|
|
u64 next_element = instr.attribute.fmt20.element;
|
|
|
|
auto next_index = static_cast<u64>(instr.attribute.fmt20.index.Value());
|
|
|
|
|
|
|
|
const auto LoadNextElement = [&](u32 reg_offset) {
|
|
|
|
const Node buffer = GetRegister(instr.gpr39);
|
|
|
|
const Node attribute = GetInputAttribute(static_cast<Attribute::Index>(next_index),
|
|
|
|
next_element, input_mode, buffer);
|
|
|
|
|
|
|
|
SetRegister(bb, instr.gpr0.Value() + reg_offset, attribute);
|
|
|
|
|
|
|
|
// Load the next attribute element into the following register. If the element
|
|
|
|
// to load goes beyond the vec4 size, load the first element of the next
|
|
|
|
// attribute.
|
|
|
|
next_element = (next_element + 1) % 4;
|
|
|
|
next_index = next_index + (next_element == 0 ? 1 : 0);
|
|
|
|
};
|
|
|
|
|
|
|
|
const u32 num_words = static_cast<u32>(instr.attribute.fmt20.size.Value()) + 1;
|
|
|
|
for (u32 reg_offset = 0; reg_offset < num_words; ++reg_offset) {
|
|
|
|
LoadNextElement(reg_offset);
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
default:
|
|
|
|
UNIMPLEMENTED_MSG("Unhandled memory instruction: {}", opcode->get().GetName());
|
|
|
|
}
|
2018-12-20 23:09:21 +01:00
|
|
|
|
|
|
|
return pc;
|
|
|
|
}
|
|
|
|
|
|
|
|
} // namespace VideoCommon::Shader
|