2018-12-20 23:09:21 +01:00
|
|
|
// Copyright 2018 yuzu Emulator Project
|
|
|
|
// Licensed under GPLv2 or any later version
|
|
|
|
// Refer to the license.txt file included.
|
|
|
|
|
|
|
|
#include "common/assert.h"
|
|
|
|
#include "common/common_types.h"
|
|
|
|
#include "video_core/engines/shader_bytecode.h"
|
|
|
|
#include "video_core/shader/shader_ir.h"
|
|
|
|
|
|
|
|
namespace VideoCommon::Shader {
|
|
|
|
|
|
|
|
using Tegra::Shader::Instruction;
|
|
|
|
using Tegra::Shader::OpCode;
|
|
|
|
|
|
|
|
u32 ShaderIR::DecodeArithmeticImmediate(BasicBlock& bb, u32 pc) {
|
|
|
|
const Instruction instr = {program_code[pc]};
|
|
|
|
const auto opcode = OpCode::Decode(instr);
|
|
|
|
|
2018-12-21 03:58:23 +01:00
|
|
|
switch (opcode->get().GetId()) {
|
|
|
|
case OpCode::Id::MOV32_IMM: {
|
|
|
|
SetRegister(bb, instr.gpr0, GetImmediate32(instr));
|
|
|
|
break;
|
|
|
|
}
|
2018-12-21 03:58:48 +01:00
|
|
|
case OpCode::Id::FMUL32_IMM: {
|
|
|
|
UNIMPLEMENTED_IF_MSG(instr.op_32.generates_cc,
|
|
|
|
"Condition codes generation in FMUL32 is not implemented");
|
|
|
|
Node value =
|
|
|
|
Operation(OperationCode::FMul, PRECISE, GetRegister(instr.gpr8), GetImmediate32(instr));
|
|
|
|
value = GetSaturatedFloat(value, instr.fmul32.saturate);
|
|
|
|
|
|
|
|
SetRegister(bb, instr.gpr0, value);
|
|
|
|
break;
|
|
|
|
}
|
2018-12-21 03:58:23 +01:00
|
|
|
default:
|
|
|
|
UNIMPLEMENTED_MSG("Unhandled arithmetic immediate instruction: {}",
|
|
|
|
opcode->get().GetName());
|
|
|
|
}
|
2018-12-20 23:09:21 +01:00
|
|
|
|
|
|
|
return pc;
|
|
|
|
}
|
|
|
|
|
|
|
|
} // namespace VideoCommon::Shader
|