2018-12-20 23:09:21 +01:00
|
|
|
// Copyright 2018 yuzu Emulator Project
|
|
|
|
// Licensed under GPLv2 or any later version
|
|
|
|
// Refer to the license.txt file included.
|
|
|
|
|
|
|
|
#include "common/assert.h"
|
|
|
|
#include "common/common_types.h"
|
|
|
|
#include "video_core/engines/shader_bytecode.h"
|
|
|
|
#include "video_core/shader/shader_ir.h"
|
|
|
|
|
|
|
|
namespace VideoCommon::Shader {
|
|
|
|
|
2019-04-20 05:10:19 +02:00
|
|
|
using Tegra::Shader::HalfType;
|
2018-12-20 23:09:21 +01:00
|
|
|
using Tegra::Shader::Instruction;
|
|
|
|
using Tegra::Shader::OpCode;
|
|
|
|
|
2019-01-30 06:09:40 +01:00
|
|
|
u32 ShaderIR::DecodeArithmeticHalf(NodeBlock& bb, u32 pc) {
|
2018-12-20 23:09:21 +01:00
|
|
|
const Instruction instr = {program_code[pc]};
|
|
|
|
const auto opcode = OpCode::Decode(instr);
|
|
|
|
|
2018-12-21 06:31:46 +01:00
|
|
|
if (opcode->get().GetId() == OpCode::Id::HADD2_C ||
|
|
|
|
opcode->get().GetId() == OpCode::Id::HADD2_R) {
|
2019-04-09 22:34:11 +02:00
|
|
|
if (instr.alu_half.ftz != 0) {
|
|
|
|
LOG_WARNING(HW_GPU, "{} FTZ not implemented", opcode->get().GetName());
|
|
|
|
}
|
2018-12-21 06:31:46 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
const bool negate_a =
|
|
|
|
opcode->get().GetId() != OpCode::Id::HMUL2_R && instr.alu_half.negate_a != 0;
|
|
|
|
const bool negate_b =
|
|
|
|
opcode->get().GetId() != OpCode::Id::HMUL2_C && instr.alu_half.negate_b != 0;
|
|
|
|
|
2019-04-16 00:48:11 +02:00
|
|
|
Node op_a = UnpackHalfFloat(GetRegister(instr.gpr8), instr.alu_half.type_a);
|
|
|
|
op_a = GetOperandAbsNegHalf(op_a, instr.alu_half.abs_a, negate_a);
|
2018-12-21 06:31:46 +01:00
|
|
|
|
2019-04-20 05:10:19 +02:00
|
|
|
auto [type_b, op_b] = [&]() -> std::tuple<HalfType, Node> {
|
2018-12-21 06:31:46 +01:00
|
|
|
switch (opcode->get().GetId()) {
|
|
|
|
case OpCode::Id::HADD2_C:
|
|
|
|
case OpCode::Id::HMUL2_C:
|
2019-04-20 05:10:19 +02:00
|
|
|
return {HalfType::F32, GetConstBuffer(instr.cbuf34.index, instr.cbuf34.GetOffset())};
|
2018-12-21 06:31:46 +01:00
|
|
|
case OpCode::Id::HADD2_R:
|
|
|
|
case OpCode::Id::HMUL2_R:
|
2019-04-20 05:10:19 +02:00
|
|
|
return {instr.alu_half.type_b, GetRegister(instr.gpr20)};
|
2018-12-21 06:31:46 +01:00
|
|
|
default:
|
|
|
|
UNREACHABLE();
|
2019-04-20 05:10:19 +02:00
|
|
|
return {HalfType::F32, Immediate(0)};
|
2018-12-21 06:31:46 +01:00
|
|
|
}
|
|
|
|
}();
|
2019-04-20 05:10:19 +02:00
|
|
|
op_b = UnpackHalfFloat(op_b, type_b);
|
|
|
|
// redeclaration to avoid a bug in clang with reusing local bindings in lambdas
|
|
|
|
Node op_b_alt = GetOperandAbsNegHalf(op_b, instr.alu_half.abs_b, negate_b);
|
2018-12-21 06:31:46 +01:00
|
|
|
|
|
|
|
Node value = [&]() {
|
|
|
|
switch (opcode->get().GetId()) {
|
|
|
|
case OpCode::Id::HADD2_C:
|
|
|
|
case OpCode::Id::HADD2_R:
|
2019-04-20 05:10:19 +02:00
|
|
|
return Operation(OperationCode::HAdd, PRECISE, op_a, op_b_alt);
|
2018-12-21 06:31:46 +01:00
|
|
|
case OpCode::Id::HMUL2_C:
|
|
|
|
case OpCode::Id::HMUL2_R:
|
2019-04-20 05:10:19 +02:00
|
|
|
return Operation(OperationCode::HMul, PRECISE, op_a, op_b_alt);
|
2018-12-21 06:31:46 +01:00
|
|
|
default:
|
|
|
|
UNIMPLEMENTED_MSG("Unhandled half float instruction: {}", opcode->get().GetName());
|
|
|
|
return Immediate(0);
|
|
|
|
}
|
|
|
|
}();
|
2019-04-20 05:10:19 +02:00
|
|
|
value = GetSaturatedHalfFloat(value, instr.alu_half.saturate);
|
2018-12-21 06:31:46 +01:00
|
|
|
value = HalfMerge(GetRegister(instr.gpr0), value, instr.alu_half.merge);
|
|
|
|
|
|
|
|
SetRegister(bb, instr.gpr0, value);
|
2018-12-20 23:09:21 +01:00
|
|
|
|
|
|
|
return pc;
|
|
|
|
}
|
|
|
|
|
2019-04-20 05:10:19 +02:00
|
|
|
} // namespace VideoCommon::Shader
|