Exverge/suyu
3
0
Fork 0
forked from suyu/suyu
Code Pull requests Activity

armmmu: Remove unnecessary enum values

Browse source 
We don't need to care about XScale or Intel specific ARM stuff.
This commit is contained in:
Lioncash 2015-03-20 19:35:27 -04:00
parent 1981aa3d7e
commit f23f2a9a42
1 changed files with 18 additions and 28 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

46
src/core/arm/skyeye_common/armmmu.h
View file

@ -26,36 +26,26 @@
// Register numbers in the MMU // Register numbers in the MMU
enum enum
{ {
MMU_ID = 0, MMU_ID = 0,
MMU_CONTROL = 1, MMU_CONTROL = 1,
MMU_TRANSLATION_TABLE_BASE = 2, MMU_TRANSLATION_TABLE_BASE = 2,
MMU_DOMAIN_ACCESS_CONTROL = 3, MMU_DOMAIN_ACCESS_CONTROL = 3,
MMU_FAULT_STATUS = 5, MMU_FAULT_STATUS = 5,
MMU_FAULT_ADDRESS = 6, MMU_FAULT_ADDRESS = 6,
MMU_CACHE_OPS = 7, MMU_CACHE_OPS = 7,
MMU_TLB_OPS = 8, MMU_TLB_OPS = 8,
MMU_CACHE_LOCKDOWN = 9, MMU_CACHE_LOCKDOWN = 9,
MMU_TLB_LOCKDOWN = 10, MMU_TLB_LOCKDOWN = 10,
MMU_PID = 13, MMU_PID = 13,
// MMU_V4 // MMU_V4
MMU_V4_CACHE_OPS = 7, MMU_V4_CACHE_OPS = 7,
MMU_V4_TLB_OPS = 8, MMU_V4_TLB_OPS = 8,
// MMU_V3 // MMU_V3
MMU_V3_FLUSH_TLB = 5, MMU_V3_FLUSH_TLB = 5,
MMU_V3_FLUSH_TLB_ENTRY = 6, MMU_V3_FLUSH_TLB_ENTRY = 6,
MMU_V3_FLUSH_CACHE = 7, MMU_V3_FLUSH_CACHE = 7,
// MMU Intel SA-1100
MMU_SA_RB_OPS = 9,
MMU_SA_DEBUG = 14,
MMU_SA_CP15_R15 = 15,
// Intel xscale CP15
XSCALE_CP15_CACHE_TYPE = 0,
XSCALE_CP15_AUX_CONTROL = 1,
XSCALE_CP15_COPRO_ACCESS = 15,
}; };
// Reads data in big/little endian format based on the // Reads data in big/little endian format based on the