Exverge/suyu
3
0
Fork 0
forked from suyu/suyu
Code Pull requests Activity

arm: dynarmic: Implement icache op handling for 'ic iallu' instruction

Browse source
This commit is contained in:
jam1garner 2021-11-21 21:18:56 -05:00
parent 84eb3e7d02
commit c8a67a725d
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/core/arm/dynarmic/arm_dynarmic_64.cpp
View file

@ -98,6 +98,9 @@ public:
return; return;
case Dynarmic::A64::InstructionCacheOperation::InvalidateAllToPoU: case Dynarmic::A64::InstructionCacheOperation::InvalidateAllToPoU:
parent.ClearInstructionCache();
return;
case Dynarmic::A64::InstructionCacheOperation::InvalidateAllToPoUInnerSharable: case Dynarmic::A64::InstructionCacheOperation::InvalidateAllToPoUInnerSharable:
default: default:
LOG_DEBUG(Core_ARM, "Unprocesseed instruction cache operation"); LOG_DEBUG(Core_ARM, "Unprocesseed instruction cache operation");