2021-02-06 03:11:23 +01:00
|
|
|
// Copyright 2021 yuzu Emulator Project
|
|
|
|
|
// Licensed under GPLv2 or any later version
|
|
|
|
|
// Refer to the license.txt file included.
|
|
|
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
|
2021-02-08 06:54:35 +01:00
|
|
|
#include <sirit/sirit.h>
|
|
|
|
|
|
|
|
|
|
#include "common/common_types.h"
|
2021-02-16 08:10:22 +01:00
|
|
|
#include "shader_recompiler/backend/spirv/emit_context.h"
|
2021-02-06 03:11:23 +01:00
|
|
|
#include "shader_recompiler/frontend/ir/microinstruction.h"
|
|
|
|
|
#include "shader_recompiler/frontend/ir/program.h"
|
|
|
|
|
|
|
|
|
|
namespace Shader::Backend::SPIRV {
|
|
|
|
|
|
|
|
|
|
class EmitSPIRV {
|
|
|
|
|
public:
|
2021-02-08 06:54:35 +01:00
|
|
|
explicit EmitSPIRV(IR::Program& program);
|
|
|
|
|
|
2021-02-06 03:11:23 +01:00
|
|
|
private:
|
2021-02-08 06:54:35 +01:00
|
|
|
void EmitInst(EmitContext& ctx, IR::Inst* inst);
|
|
|
|
|
|
2021-02-06 03:11:23 +01:00
|
|
|
// Microinstruction emitters
|
2021-02-11 20:39:06 +01:00
|
|
|
Id EmitPhi(EmitContext& ctx, IR::Inst* inst);
|
2021-02-08 06:54:35 +01:00
|
|
|
void EmitVoid(EmitContext& ctx);
|
2021-02-16 23:48:58 +01:00
|
|
|
Id EmitIdentity(EmitContext& ctx, const IR::Value& value);
|
2021-02-16 08:10:22 +01:00
|
|
|
void EmitBranch(EmitContext& ctx, IR::Block* label);
|
|
|
|
|
void EmitBranchConditional(EmitContext& ctx, Id condition, IR::Block* true_label,
|
|
|
|
|
IR::Block* false_label);
|
|
|
|
|
void EmitLoopMerge(EmitContext& ctx, IR::Block* merge_label, IR::Block* continue_label);
|
|
|
|
|
void EmitSelectionMerge(EmitContext& ctx, IR::Block* merge_label);
|
2021-02-08 06:54:35 +01:00
|
|
|
void EmitReturn(EmitContext& ctx);
|
|
|
|
|
void EmitGetRegister(EmitContext& ctx);
|
|
|
|
|
void EmitSetRegister(EmitContext& ctx);
|
|
|
|
|
void EmitGetPred(EmitContext& ctx);
|
|
|
|
|
void EmitSetPred(EmitContext& ctx);
|
2021-02-11 20:39:06 +01:00
|
|
|
void EmitSetGotoVariable(EmitContext& ctx);
|
|
|
|
|
void EmitGetGotoVariable(EmitContext& ctx);
|
2021-02-08 06:54:35 +01:00
|
|
|
Id EmitGetCbuf(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset);
|
|
|
|
|
void EmitGetAttribute(EmitContext& ctx);
|
|
|
|
|
void EmitSetAttribute(EmitContext& ctx);
|
|
|
|
|
void EmitGetAttributeIndexed(EmitContext& ctx);
|
|
|
|
|
void EmitSetAttributeIndexed(EmitContext& ctx);
|
|
|
|
|
void EmitGetZFlag(EmitContext& ctx);
|
|
|
|
|
void EmitGetSFlag(EmitContext& ctx);
|
|
|
|
|
void EmitGetCFlag(EmitContext& ctx);
|
|
|
|
|
void EmitGetOFlag(EmitContext& ctx);
|
|
|
|
|
void EmitSetZFlag(EmitContext& ctx);
|
|
|
|
|
void EmitSetSFlag(EmitContext& ctx);
|
|
|
|
|
void EmitSetCFlag(EmitContext& ctx);
|
|
|
|
|
void EmitSetOFlag(EmitContext& ctx);
|
|
|
|
|
Id EmitWorkgroupId(EmitContext& ctx);
|
|
|
|
|
Id EmitLocalInvocationId(EmitContext& ctx);
|
2021-02-11 20:39:06 +01:00
|
|
|
Id EmitUndefU1(EmitContext& ctx);
|
2021-02-15 00:15:42 +01:00
|
|
|
Id EmitUndefU8(EmitContext& ctx);
|
|
|
|
|
Id EmitUndefU16(EmitContext& ctx);
|
|
|
|
|
Id EmitUndefU32(EmitContext& ctx);
|
|
|
|
|
Id EmitUndefU64(EmitContext& ctx);
|
2021-02-08 06:54:35 +01:00
|
|
|
void EmitLoadGlobalU8(EmitContext& ctx);
|
|
|
|
|
void EmitLoadGlobalS8(EmitContext& ctx);
|
|
|
|
|
void EmitLoadGlobalU16(EmitContext& ctx);
|
|
|
|
|
void EmitLoadGlobalS16(EmitContext& ctx);
|
|
|
|
|
void EmitLoadGlobal32(EmitContext& ctx);
|
|
|
|
|
void EmitLoadGlobal64(EmitContext& ctx);
|
|
|
|
|
void EmitLoadGlobal128(EmitContext& ctx);
|
|
|
|
|
void EmitWriteGlobalU8(EmitContext& ctx);
|
|
|
|
|
void EmitWriteGlobalS8(EmitContext& ctx);
|
|
|
|
|
void EmitWriteGlobalU16(EmitContext& ctx);
|
|
|
|
|
void EmitWriteGlobalS16(EmitContext& ctx);
|
|
|
|
|
void EmitWriteGlobal32(EmitContext& ctx);
|
|
|
|
|
void EmitWriteGlobal64(EmitContext& ctx);
|
|
|
|
|
void EmitWriteGlobal128(EmitContext& ctx);
|
|
|
|
|
void EmitLoadStorageU8(EmitContext& ctx);
|
|
|
|
|
void EmitLoadStorageS8(EmitContext& ctx);
|
|
|
|
|
void EmitLoadStorageU16(EmitContext& ctx);
|
|
|
|
|
void EmitLoadStorageS16(EmitContext& ctx);
|
|
|
|
|
Id EmitLoadStorage32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset);
|
|
|
|
|
void EmitLoadStorage64(EmitContext& ctx);
|
|
|
|
|
void EmitLoadStorage128(EmitContext& ctx);
|
|
|
|
|
void EmitWriteStorageU8(EmitContext& ctx);
|
|
|
|
|
void EmitWriteStorageS8(EmitContext& ctx);
|
|
|
|
|
void EmitWriteStorageU16(EmitContext& ctx);
|
|
|
|
|
void EmitWriteStorageS16(EmitContext& ctx);
|
2021-02-16 08:10:22 +01:00
|
|
|
void EmitWriteStorage32(EmitContext& ctx, const IR::Value& binding, const IR::Value& offset,
|
|
|
|
|
Id value);
|
2021-02-08 06:54:35 +01:00
|
|
|
void EmitWriteStorage64(EmitContext& ctx);
|
|
|
|
|
void EmitWriteStorage128(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructU32x2(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructU32x3(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructU32x4(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeExtractU32x2(EmitContext& ctx);
|
|
|
|
|
Id EmitCompositeExtractU32x3(EmitContext& ctx, Id vector, u32 index);
|
|
|
|
|
void EmitCompositeExtractU32x4(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructF16x2(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructF16x3(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructF16x4(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeExtractF16x2(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeExtractF16x3(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeExtractF16x4(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructF32x2(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructF32x3(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructF32x4(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeExtractF32x2(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeExtractF32x3(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeExtractF32x4(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructF64x2(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructF64x3(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeConstructF64x4(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeExtractF64x2(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeExtractF64x3(EmitContext& ctx);
|
|
|
|
|
void EmitCompositeExtractF64x4(EmitContext& ctx);
|
|
|
|
|
void EmitSelect8(EmitContext& ctx);
|
|
|
|
|
void EmitSelect16(EmitContext& ctx);
|
|
|
|
|
void EmitSelect32(EmitContext& ctx);
|
|
|
|
|
void EmitSelect64(EmitContext& ctx);
|
|
|
|
|
void EmitBitCastU16F16(EmitContext& ctx);
|
|
|
|
|
Id EmitBitCastU32F32(EmitContext& ctx, Id value);
|
|
|
|
|
void EmitBitCastU64F64(EmitContext& ctx);
|
|
|
|
|
void EmitBitCastF16U16(EmitContext& ctx);
|
|
|
|
|
Id EmitBitCastF32U32(EmitContext& ctx, Id value);
|
|
|
|
|
void EmitBitCastF64U64(EmitContext& ctx);
|
|
|
|
|
void EmitPackUint2x32(EmitContext& ctx);
|
|
|
|
|
void EmitUnpackUint2x32(EmitContext& ctx);
|
|
|
|
|
void EmitPackFloat2x16(EmitContext& ctx);
|
|
|
|
|
void EmitUnpackFloat2x16(EmitContext& ctx);
|
|
|
|
|
void EmitPackDouble2x32(EmitContext& ctx);
|
|
|
|
|
void EmitUnpackDouble2x32(EmitContext& ctx);
|
|
|
|
|
void EmitGetZeroFromOp(EmitContext& ctx);
|
|
|
|
|
void EmitGetSignFromOp(EmitContext& ctx);
|
|
|
|
|
void EmitGetCarryFromOp(EmitContext& ctx);
|
|
|
|
|
void EmitGetOverflowFromOp(EmitContext& ctx);
|
|
|
|
|
void EmitFPAbs16(EmitContext& ctx);
|
|
|
|
|
void EmitFPAbs32(EmitContext& ctx);
|
|
|
|
|
void EmitFPAbs64(EmitContext& ctx);
|
|
|
|
|
Id EmitFPAdd16(EmitContext& ctx, IR::Inst* inst, Id a, Id b);
|
|
|
|
|
Id EmitFPAdd32(EmitContext& ctx, IR::Inst* inst, Id a, Id b);
|
|
|
|
|
Id EmitFPAdd64(EmitContext& ctx, IR::Inst* inst, Id a, Id b);
|
|
|
|
|
Id EmitFPFma16(EmitContext& ctx, IR::Inst* inst, Id a, Id b, Id c);
|
|
|
|
|
Id EmitFPFma32(EmitContext& ctx, IR::Inst* inst, Id a, Id b, Id c);
|
|
|
|
|
Id EmitFPFma64(EmitContext& ctx, IR::Inst* inst, Id a, Id b, Id c);
|
|
|
|
|
void EmitFPMax32(EmitContext& ctx);
|
|
|
|
|
void EmitFPMax64(EmitContext& ctx);
|
|
|
|
|
void EmitFPMin32(EmitContext& ctx);
|
|
|
|
|
void EmitFPMin64(EmitContext& ctx);
|
|
|
|
|
Id EmitFPMul16(EmitContext& ctx, IR::Inst* inst, Id a, Id b);
|
|
|
|
|
Id EmitFPMul32(EmitContext& ctx, IR::Inst* inst, Id a, Id b);
|
|
|
|
|
Id EmitFPMul64(EmitContext& ctx, IR::Inst* inst, Id a, Id b);
|
|
|
|
|
void EmitFPNeg16(EmitContext& ctx);
|
|
|
|
|
void EmitFPNeg32(EmitContext& ctx);
|
|
|
|
|
void EmitFPNeg64(EmitContext& ctx);
|
|
|
|
|
void EmitFPRecip32(EmitContext& ctx);
|
|
|
|
|
void EmitFPRecip64(EmitContext& ctx);
|
|
|
|
|
void EmitFPRecipSqrt32(EmitContext& ctx);
|
|
|
|
|
void EmitFPRecipSqrt64(EmitContext& ctx);
|
|
|
|
|
void EmitFPSqrt(EmitContext& ctx);
|
|
|
|
|
void EmitFPSin(EmitContext& ctx);
|
|
|
|
|
void EmitFPSinNotReduced(EmitContext& ctx);
|
|
|
|
|
void EmitFPExp2(EmitContext& ctx);
|
|
|
|
|
void EmitFPExp2NotReduced(EmitContext& ctx);
|
|
|
|
|
void EmitFPCos(EmitContext& ctx);
|
|
|
|
|
void EmitFPCosNotReduced(EmitContext& ctx);
|
|
|
|
|
void EmitFPLog2(EmitContext& ctx);
|
|
|
|
|
void EmitFPSaturate16(EmitContext& ctx);
|
|
|
|
|
void EmitFPSaturate32(EmitContext& ctx);
|
|
|
|
|
void EmitFPSaturate64(EmitContext& ctx);
|
|
|
|
|
void EmitFPRoundEven16(EmitContext& ctx);
|
|
|
|
|
void EmitFPRoundEven32(EmitContext& ctx);
|
|
|
|
|
void EmitFPRoundEven64(EmitContext& ctx);
|
|
|
|
|
void EmitFPFloor16(EmitContext& ctx);
|
|
|
|
|
void EmitFPFloor32(EmitContext& ctx);
|
|
|
|
|
void EmitFPFloor64(EmitContext& ctx);
|
|
|
|
|
void EmitFPCeil16(EmitContext& ctx);
|
|
|
|
|
void EmitFPCeil32(EmitContext& ctx);
|
|
|
|
|
void EmitFPCeil64(EmitContext& ctx);
|
|
|
|
|
void EmitFPTrunc16(EmitContext& ctx);
|
|
|
|
|
void EmitFPTrunc32(EmitContext& ctx);
|
|
|
|
|
void EmitFPTrunc64(EmitContext& ctx);
|
|
|
|
|
Id EmitIAdd32(EmitContext& ctx, IR::Inst* inst, Id a, Id b);
|
|
|
|
|
void EmitIAdd64(EmitContext& ctx);
|
|
|
|
|
Id EmitISub32(EmitContext& ctx, Id a, Id b);
|
|
|
|
|
void EmitISub64(EmitContext& ctx);
|
|
|
|
|
Id EmitIMul32(EmitContext& ctx, Id a, Id b);
|
|
|
|
|
void EmitINeg32(EmitContext& ctx);
|
|
|
|
|
void EmitIAbs32(EmitContext& ctx);
|
|
|
|
|
Id EmitShiftLeftLogical32(EmitContext& ctx, Id base, Id shift);
|
|
|
|
|
void EmitShiftRightLogical32(EmitContext& ctx);
|
|
|
|
|
void EmitShiftRightArithmetic32(EmitContext& ctx);
|
|
|
|
|
void EmitBitwiseAnd32(EmitContext& ctx);
|
|
|
|
|
void EmitBitwiseOr32(EmitContext& ctx);
|
|
|
|
|
void EmitBitwiseXor32(EmitContext& ctx);
|
|
|
|
|
void EmitBitFieldInsert(EmitContext& ctx);
|
|
|
|
|
void EmitBitFieldSExtract(EmitContext& ctx);
|
|
|
|
|
Id EmitBitFieldUExtract(EmitContext& ctx, Id base, Id offset, Id count);
|
2021-02-15 00:15:42 +01:00
|
|
|
Id EmitSLessThan(EmitContext& ctx, Id lhs, Id rhs);
|
2021-02-08 06:54:35 +01:00
|
|
|
void EmitULessThan(EmitContext& ctx);
|
|
|
|
|
void EmitIEqual(EmitContext& ctx);
|
|
|
|
|
void EmitSLessThanEqual(EmitContext& ctx);
|
|
|
|
|
void EmitULessThanEqual(EmitContext& ctx);
|
2021-02-15 00:15:42 +01:00
|
|
|
Id EmitSGreaterThan(EmitContext& ctx, Id lhs, Id rhs);
|
2021-02-08 06:54:35 +01:00
|
|
|
void EmitUGreaterThan(EmitContext& ctx);
|
|
|
|
|
void EmitINotEqual(EmitContext& ctx);
|
|
|
|
|
void EmitSGreaterThanEqual(EmitContext& ctx);
|
|
|
|
|
Id EmitUGreaterThanEqual(EmitContext& ctx, Id lhs, Id rhs);
|
|
|
|
|
void EmitLogicalOr(EmitContext& ctx);
|
|
|
|
|
void EmitLogicalAnd(EmitContext& ctx);
|
|
|
|
|
void EmitLogicalXor(EmitContext& ctx);
|
|
|
|
|
void EmitLogicalNot(EmitContext& ctx);
|
|
|
|
|
void EmitConvertS16F16(EmitContext& ctx);
|
|
|
|
|
void EmitConvertS16F32(EmitContext& ctx);
|
|
|
|
|
void EmitConvertS16F64(EmitContext& ctx);
|
|
|
|
|
void EmitConvertS32F16(EmitContext& ctx);
|
|
|
|
|
void EmitConvertS32F32(EmitContext& ctx);
|
|
|
|
|
void EmitConvertS32F64(EmitContext& ctx);
|
|
|
|
|
void EmitConvertS64F16(EmitContext& ctx);
|
|
|
|
|
void EmitConvertS64F32(EmitContext& ctx);
|
|
|
|
|
void EmitConvertS64F64(EmitContext& ctx);
|
|
|
|
|
void EmitConvertU16F16(EmitContext& ctx);
|
|
|
|
|
void EmitConvertU16F32(EmitContext& ctx);
|
|
|
|
|
void EmitConvertU16F64(EmitContext& ctx);
|
|
|
|
|
void EmitConvertU32F16(EmitContext& ctx);
|
|
|
|
|
void EmitConvertU32F32(EmitContext& ctx);
|
|
|
|
|
void EmitConvertU32F64(EmitContext& ctx);
|
|
|
|
|
void EmitConvertU64F16(EmitContext& ctx);
|
|
|
|
|
void EmitConvertU64F32(EmitContext& ctx);
|
|
|
|
|
void EmitConvertU64F64(EmitContext& ctx);
|
|
|
|
|
void EmitConvertU64U32(EmitContext& ctx);
|
|
|
|
|
void EmitConvertU32U64(EmitContext& ctx);
|
2021-02-06 03:11:23 +01:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
} // namespace Shader::Backend::SPIRV
|
